• Non ci sono risultati.

SISTEMI EMBEDDED

N/A
N/A
Protected

Academic year: 2021

Condividi "SISTEMI EMBEDDED"

Copied!
10
0
0

Testo completo

(1)

SISTEMI EMBEDDED

Course Presentation – Spring 2016

Federico Baronti

Dip. Ing. Informazione

Via G. Caruso, 16 – Stanza A-2-12

050 2217581 – federico.baronti@unipi.it http://www.iet.unipi.it/f.baronti/

Office hours:

Friday 15-18. Please, contact me in advance before showing up.

(2)

Class Schedule

F. Baronti - Sistemi Embedded - University of Pisa 2

2M Elettronica

Lu Ma Me Gi Ve Sa

8:30/9:30 Nanoelettronica

B23

9:30/10:30 Nanoelettronica C33

Nanoelettronica B23

10:30/11:30 Nanoelettronica C33

Sistemi di elaborazione SI 7

11:30/12:30 Nanoelettronica C33

Sistemi embedded C44

Sistemi di elaborazione SI 7

12:30/13:30 Sistemi embedded

C44

Sistemi di elaborazione SI 7

13:30/14:30 Sistemi di elaborazione ADInform1

14:30/15:30 Sistemi di elaborazione ADInform1

Nanoelettronica C41

Sistemi embedded B26

15:30/16:30 Sistemi embedded B26

Nanoelettronica C41

Sistemi embedded B26

16:30/17:30 Sistemi embedded B26

Nanoelettronica C41

Sistemi embedded B26

17:30/18:30 Sistemi embedded B26

Scuola di INGEGNERIA - a.a. 2015-2016 - Orario delle lezioni II periodo (dal 29 /02 al 28/05) - aggiornamento: 11/02/2016

42/78

Optional Lab

(3)

Course Objectives

Learn expertise and methodologies to

design and program an embedded system

We’ll use as a reference a System on Programmable Chip (SoPC) platform based on an Altera FPGA

F. Baronti - Sistemi Embedded - University of Pisa 3

(4)

Course Organization

F. Baronti - Sistemi Embedded - University of Pisa 4

Group Project

Computer Organisation

Embedded ProgrammingC

Tools:

Compiler Linker JTAG debugger

Nios II proc.

System Interconnect

Fabric Performance

Metrics Constraints

(5)

Course Requirements

• Digital Electronics

• Digital Logic Design

– HDL Coding

• Software Programming

– Basic knowledge of C or C

++

Language

F. Baronti - Sistemi Embedded - University of Pisa 5

(6)

Group Project

• Realize an SoPC on a Cyclone II FPGA hosted on the Terasic DE 2 board

– Computer implementation

• May require the design of one or more custom peripherals

– Software programming

• Project assignment during the 5

th

week (after Easter break)

• See Projects of previous years to gather an idea

F. Baronti - Sistemi Embedded - University of Pisa 6

(7)

Course Material (1)

• Available at the course web page:

http://www.iet.unipi.it/f.baronti/didattica/SE/2016/Sistemi%20Embedded.html

• Slides used during the lessons

• Documentation from Altera

• Suggested book:

– C. Hamacher, Z. Vranesic, S. Zaky, N. Manjikian

"Computer Organization and Embedded Systems,”

McGraw-Hill International Edition

F. Baronti - Sistemi Embedded - University of Pisa 7

(8)

Course Material (2)

• Quartus II Web Edition Software (13.0sp1) http://dl.altera.com/13.0sp1/

– Quartus II Software (includes Nios II EDS)

– ModelSim-Altera Edition (includes Starter Edition)

– Devices: Cyclone II, Cyclone III, Cyclone IV device support (includes all variations)

• University Program Installer (13.0)

– https://www.altera.com/support/training/university/materials- software.html - University-Program-Installer

• Nios II Documentation

– http://www.altera.com/literature/lit-nio2.jsp

F. Baronti - Sistemi Embedded - University of Pisa 8

(9)

Course Material (3)

• DE2: Development & Education board

– Cyclone II EP2C35F672C6 (33216 LE; 105 M4K)

F. Baronti - Sistemi Embedded - University of Pisa 9

(10)

Exam Evaluation

• Project Evaluation (~40 %): the same marking for all the group members

– Presentation and Demo (~30 %) - “Hopefully” on last class

– Project report (~70 %) – Due a “week” before the selected exam date

• Oral Test (~60 %)

– Project discussion (~50 %)

– Assessment of understanding and mastering the course content (~50 %)

F. Baronti - Sistemi Embedded - University of Pisa 10

Riferimenti

Documenti correlati

• Qsys generates the logic to drives the reset pulse to all components. • The system interconnect fabric distributes the reset signal conditioned for each

f For more information regarding the Nios II instruction set architecture, refer to the Instruction Set Reference chapter of the Nios II Processor Reference Handbook.. For common

The source provides the data and asserts valid whenever it can and waits for the sink to capture the data and assert ready. The source can change the data it is providing at

When external interrupts occur in a system containing a VIC, the VIC determines the highest priority interrupt, determines the source that is requesting service, computes

• To increase software portability, fixed-size integer types can be defined in a header file using the typedef keyword.. Fixed-size

• In your program source code, you can specify a target memory section for each piece of code. In C or C++, you can use the

The Frame Reader VIP is used for reading display content from the associated video memory, and VIP Video Out is used to display the display content. The

The DE10-Lite Computer has an SDRAM port, as well as two memory modules implemented using the on-chip memory inside the FPGA.. Parallel