• Non ci sono risultati.

[2] B. Moyer “Low-Power Design for Embedded Processors”, Proceedings of the IEEE, Vol. 89, No. 11, November 2001, Pages: 1576 – 1587.

N/A
N/A
Info
Scarica
Protected

Academic year: 2021

Condividi "[2] B. Moyer “Low-Power Design for Embedded Processors”, Proceedings of the IEEE, Vol. 89, No. 11, November 2001, Pages: 1576 – 1587. "

Copied!
2
0
0

Caricamento.... (Visualizza il testo completo ora)

Scarica adesso ( 2 pagine )

Testo completo

(1)

158

Bibliografia.

[1] A. P. Chandrakasan, R. W. Brodersen “Minimizing Power Consumption in Digital CMOS Circuits”, Proceedings of the IEEE, Vol. 83, No. 4, April 1995, Pages: 498 - 523.

[2] B. Moyer “Low-Power Design for Embedded Processors”, Proceedings of the IEEE, Vol. 89, No. 11, November 2001, Pages: 1576 – 1587.

[3] V. Tiwari, S. Malik, P. Ashar “Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 10, October 1998, Pages:

1051 - 1060.

[4] Synopsys On Line Documentation, Version 2001.08, August 2001.

[5] M. Schutti, M. Pfaff, R. Hagelauer “VHDL Design of Embedded Processor Cores: the Industry-Standard Microcontroller 8051 and 68HC11”, ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International, 13 – 16 Sept.

1998, Pages: 265 – 269.

[6] Intel MCS 51 NMOS Single-Chip 8-bit Microcontrollers.

[7] J. C. Lyke “Design of a Power-Optimized Micro Miniature Advanced Instrument Controller for Sensor Craft Applications” Digital Avionics Systems Conference, 1996, 15

th

AIAA/IEEE, 27 – 31 Oct. 1996, Pages: 145 – 150.

[8] G. Stitt, B. Grattan, J. Villareal, F. Vahid “Using On-Chip Configurable Logic to Reduce Embedde d System Software Energy”, Field – Programmable Custom Computing Machines, 2002. Proceedings. 10

th

Annual IEEE Symposium on, 22 – 24 April 2002, Pages: 143 – 151.

[9] C. C. Liebe, L. Alkalai, G. Domingo, B. Hancock, D. Hunter, J. Mellstrom, I.

Ruiz, C. Sepulveda, B. Pain “Micro APS Based Star Tracker”, Aerospace Conference Proceedings, 2002. IEEE, Volume: 5, 9-16 March 2002 Pages:5-2285 - 5-2299.

[10] Oregano Systems MC8051 IP-Core: User Guide,

http://oregano.at/services/8051.htm .

(2)

159 [11] J. Montanaro, R.T. Witek, K. Anne, A. J. Black, E. M. Cooper, D. W.

Dobberpuhl, P.M. Donahue, J. Eno, W. Hoeppner, D. Kruckemyer, T. H. Lee, P.

C. M. Lin, L. Madden, D. Murray, M. H. Pearce, S. Santhanam, K. J. Snyder, R.

Stehpany, S. C. Thierauf “A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor” IEEE Journal of Solid-State Circuits, Vol. 31, No.

11, November 1996, Pages:1703 – 1714.

[12] T. Simunic, L. Benini, G. De Micheli “Cycle -Accurate Simulation of Energy Consumption in Embedded Systems” Design Automation Conference, 1999.

Proceedings. 36

t h

, 21-25 June 1999 Pages: 867 – 872.

[13] Keil Software http://www.keil.com

[14] Keil Software Cx51Compiler: User’s Guide, 09.2001.

[15] Keil Software Getting Started with uVision2: User’s Guide, 02.2001.

[16] G. Sutter, E. Todorovich, S. Lopez-Buedo, E. Boemo “Low -Power FSMs in FPGA: Encoding Alternatives”, INCA, Universidad Nacional del Centro, Tandil, Argentina and Computer Engineering School, Universidad Autonoma de Madrid, Spain.

[17] N. Raghavan, V. Akella, S. Bakshi “Automatic Insertion of Gated Clocks at Register Transfer Level” VLSI Design, 1999. Proceedings. Twelfth International Conference On , 7-10 Jan. 1999 Pages:48 – 54.

[18] F. Emnett, M. Biegel “Power Reduction Through RTL Clock Gating”

Synopsys User Group, San Jose, March 2000.

[19] W.M. Chung, M. Sachdev “A comparative analysis of dual edge triggered flip-flops” in 2000 Canadian Conf. Electrical and Computer Engineering, vol. 1, 2000, pp. 564-568.

[20] S. Horiguchi, T. Kobayashi, M. Miyake, M. Oda, K. Kiuchi “Extremely high

transconductance (above 500 mS/mm) MOSFET with 2.5 nm gate oxide” in

IEDM Tech. Dig., Dec. 1985, pp.761-763.

Riferimenti

Scarica adesso ( PDF - 2 pagine - 8.29 KB )

Documenti correlati

Design of low power, low noise instrumentation amplifiers for MEMS sensor interfacing

The front-end specications have been derived from the application specications converting specications like angle accuracy, maximum allowed angle error, output signal jitter

Webster, “Reducing motion artifacts and interference in biopotential recording,” IEEE Transactions on Biomedical Engineering, Vol

Sison, “Adaptive Noise Cancelling of Motion Artifact in Stress ECG Signals Using Accelerometer,” Proceedings of the Second Joint EMBS/BMES Conference, Vol.2, pp...

Approaches to shipboard power generation systems design and management. Probabilistic approach to load prediction and system optimal design, sizing and management

In conclusion, it is possible to state that, the combination of the probabilistic approach to EPLA, presented in chapter 3, and the optimum algorithm to size and schedule

Design as power. An exploration into the dark side of design.

[…] in thinking of the mechanisms of power, I am thinking rather of its capillary forms of existence, the point where power reaches into the very grain of individuals, touches

Power Unlocked by Design

Traditional panels waste over 10% of their surface with inactive areas and visible circuitry. Inactive Areas Bus Bars

The Basics of Logic Design C

programmable logic array (PLA) A structured-logic element composed of a set of inputs and corresponding input complements and two stages of logic: the fi rst generating

The Basics of Logic Design C

The state ele- ments, whose outputs change only after the clock edge, provide valid inputs to the combinational logic block.. To ensure that the values written into the state ele

DESIGN OF COMBINED POWER AMPLIFIER USING 0.35MICRON SiGe HBT TECHNOLOGY FOR IEEE 802.11a STANDARD

In this thesis, a 5GHz Radio Frequency (RF) Power Amplifier (PA) design approach will be specified for IEEE 802.11a Wireless Local Area Network (WLAN) standard, and performance of